Verilog-A: A PWM controller

Below is the procedure of a PWM veriloga controller created in Verilog-A language (behavioral description language)

So, I need a PWM controller which is basically the block the duty cycle of which will vary in dependence of the control pin voltage. The previous picture shows the output of the controller (red) with input applied control voltage (green). The frequency is constant.

Continue reading